A Novel Ultra High-Speed Flip-Flop-Based Frequency Divider: Ravindran Mohanavelu and Payam Heydari | PDF
![Figure 16.23 from Direct-coupled Fet Logic (dcfl) @bullet Source-coupled Fet Logic (scfl) @bullet Advanced Mesfet/hemt Design Examples Iii-v Hbt for Circuit Designers @bullet Current-mode Logic @bullet Emitter-coupled Logic @bullet Ecl/cml Logic Examples @ Figure 16.23 from Direct-coupled Fet Logic (dcfl) @bullet Source-coupled Fet Logic (scfl) @bullet Advanced Mesfet/hemt Design Examples Iii-v Hbt for Circuit Designers @bullet Current-mode Logic @bullet Emitter-coupled Logic @bullet Ecl/cml Logic Examples @](https://d3i71xaburhd42.cloudfront.net/43e812d72d98e7b1c1d6b989d9c84b89e8a33e5b/23-Figure16.23-1.png)
Figure 16.23 from Direct-coupled Fet Logic (dcfl) @bullet Source-coupled Fet Logic (scfl) @bullet Advanced Mesfet/hemt Design Examples Iii-v Hbt for Circuit Designers @bullet Current-mode Logic @bullet Emitter-coupled Logic @bullet Ecl/cml Logic Examples @
![Electronics | Free Full-Text | A Power Efficient Frequency Divider With 55 GHz Self-Oscillating Frequency in SiGe BiCMOS Electronics | Free Full-Text | A Power Efficient Frequency Divider With 55 GHz Self-Oscillating Frequency in SiGe BiCMOS](https://www.mdpi.com/electronics/electronics-09-01968/article_deploy/html/images/electronics-09-01968-g002-550.jpg)
Electronics | Free Full-Text | A Power Efficient Frequency Divider With 55 GHz Self-Oscillating Frequency in SiGe BiCMOS
![PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices](https://www.researchgate.net/profile/Taeho-Kim-12/publication/3480611/figure/fig2/AS:668980322762758@1536508746402/Schematic-timing-diagram-of-the-proposed-NDR-based-CML-D-flip-flop_Q320.jpg)
PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices
![An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/a8792bcd-23f2-4304-9fea-df9f702d0ddf/dac4118-toc-0001-m.jpg?trick=1673246191506)
An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library
![KR100969864B1 - Cml type d flip-flop and frequency divide-by-odd number using the same - Google Patents KR100969864B1 - Cml type d flip-flop and frequency divide-by-odd number using the same - Google Patents](https://patentimages.storage.googleapis.com/58/b0/1e/d8e6190e507fd7/112008062653318-pat00001.png)
KR100969864B1 - Cml type d flip-flop and frequency divide-by-odd number using the same - Google Patents
![Used CML circuit cell (divided-by-2) with master and slave D-type flip-flop | Download Scientific Diagram Used CML circuit cell (divided-by-2) with master and slave D-type flip-flop | Download Scientific Diagram](https://www.researchgate.net/publication/350188275/figure/fig12/AS:1003304054181893@1616217735108/Used-CML-circuit-cell-divided-by-2-with-master-and-slave-D-type-flip-flop.png)